
### TYPES SN54LS646 THRU SN54LS649 SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

SN54LS' ... JT PACKAGE

DOEST INNIIARY 1981

- Bidirectional Bus Transceivers/Registers in the New JT and NT 24-pin 300-mil Packages
- Independent Registers for A and B Buses
- Mult plexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs

DEVICE	ОИТРИТ	LOGIC
'LS646	3-State	True
'LS647	Open-Collector	True
'LS648	3-State	Inverting
'LS649	Open-Collector	Inverting




#### description


These devices consist of bus transceiver circuits with 3 state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control  $\overline{G}$  and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control  $\overline{G}$  is active (low). In the isolation mode (control  $\overline{G}$  high), A data may be stored in the B register and/or B data may be stored in the A register.

When an output function is disabled, the input function is still enabled, and may be used to store and transmit data. Only one of the two buses, A or B may be driven at a time.


The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS646, 'LS647, 'LS648, or 'LS649.




REAL-TIME TRANSFER BUS B TO BUS A



REAL-TIME TRANSFER BUS A TO BUS B



STORAGE



TRANSFER STORED DATA

Copyright © 1981 by Texas Instruments Incorporated

TEXAS INSTRUMENTS

7-663

# TYPES SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS


FUN	ICT	IANI	TA	DI	-

	INPUTS					DATA	A I/O*	OPERATION OR FUNCTION			
Ğ	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'LS646, 'LS647	'LS648, 'LS649		
Н	×	H or L	H or L	X	×	t and		Isolation	Isolation		
Н	X	1	t	×	X	Input	Input	Store A and B Data	Store A and B Data		
L	L	X	×	X	L	0	1	Real Time B Data to A Bus	Real Time B Data to A Bus		
L	L	X	X	X	Н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus		
L	Н	X	X	L	X			Real Time A Data to B Bus	Real Time A Data to B Bus		
L	н	HorL	X	Н	×	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus		


H = high level L = low level X = irrelevant † = low-to-high-level transition


\*The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

#### logic symbols



·functional block diagram





TEXAS INSTRUMENTS


# TYPES SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

649

a to A Bus A Bus ta to B Bus

B Bus

vays enabled,



TEXAS INSTRUMENTS

7-665

#### switching characteris

(II	PARAMETER <sup>()</sup>
Cloc	tPLH
Cloc	tPHL
Bus	tPLH
bus	tPHL
Sele	tPLH
high	<sup>t</sup> PHL
Sele	tPLH
low	tPHL .
Enal	tPZH
Enai	tPZL
Dire	<sup>t</sup> PZH
Dire	tPZL
Enat	tPHZ
Enat	tPLZ
Disa	tPHZ
Dire	tPLZ

tpLH ≡ propagation delay til tpHL ≡ propagation delay til tpZH ≡ output enable time t tpZL ≡ output enable time t tpHZ ≡ output disable time t tpLZ ≡ output disable time f

NOTE 2: Load circuits and v

### absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Supply voltage, VCC (see Note	1)	 	7 V
Input voltage (control inputs)		 	7 V
Off-state output voltage (A and	B ports)	 	5.5 V
Operating free-air temperature:	SN54LS646, SN54LS648	 	-55°C to 125°C
	SN74LS646, SN74LS648	 	0°C to 70°C
Storago tomporatura rango			GE°C to 150°C

#### recommended operating conditions

		SN54LS648 SN74LS648		SN74LS646 SN74LS648			UNIT	
				MIN	NOM	MAX		
Supply voltage, VCC (see Note 1)		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-12			-15	mA	
Low-level output current, IOL				12			24	mA
Width of clock pulse, tw		20			20			ns
Setup time, t <sub>su</sub>	Bus to clock	20			20			ns
Hold time, th	Bus from clock	0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°C

NOTE 1: All voltage values are with respect to the network ground terminal.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		PARAMETER TEST CONDITIONS <sup>†</sup>		DITIONS†		N54LS6		SN74LS646 SN74LS648			UNIT	
		0.0			MIN	TYP‡	MAX	MIN	TYP‡	MAX	1		
VIH	High-level input voltage				2			2			V		
VIL	Low-level input voltage						0.5			0.6	V		
VIK	Input clamp voltage		VCC = MIN,	I <sub>I</sub> = -18 mA			-1.5			-1.5	V		
	Hysteresis (V <sub>t+</sub> - V <sub>T</sub> _)	A or B input	V <sub>CC</sub> = MIN		0.1	0.4		0.2	0.4		V		
Vон	High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -3 mA	2.4	3.4		2.4	3.4		V		
VOH	Trigit-rever output vortage		VIL = VIL max	I <sub>OH</sub> = MAX	2			2			ľ		
V			Low-level output voltage		V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage		V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	I <sub>OL</sub> = 24 mA					0.35	0.5	1		
IOZH	Off-state output current, high-level voltage applied		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 2.7 V			20			20	μА		
lozL	Off-state output current, low-level voltage applied		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0.4 V			-400			-400	μА		
1.	Input current at	A or B	V MAY	V <sub>1</sub> = 5.5 V			0.1			0.1			
11	maximum input voltage	All others	VCC = MAX	V <sub>1</sub> = 7 V			0.1			0.1	mA		
ΊΗ	ligh-level input current		VCC = MAX,	V <sub>IH</sub> = 2.7 V			20			20	μА		
IIL	Low-level input current		VCC = MAX,	V <sub>IL</sub> = 0.4 V			-0.4	Jan 2		-0.4	mA		
los	Short-circuit output current¶		V <sub>CC</sub> = MAX,	V <sub>O</sub> = 0	-40		-225	-40		-225	mA		
			V <sub>CC</sub> = MAX,	Outputs high		91	145		91	145			
ICC	Total supply current			Outputs low		103	165		103	165	mA		
			Outputs open	Outputs at Hi-Z		103	165		103	165			

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
¶Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

4LS646

4LS648 IOM MAX 5.25

erwise noted) 4LS646

> 0.6 -1.5

> > 0.4 0.5

4LS648 PT MAX

0.4

3.4

0.25

0.35

91 145 mA

103

103

165 165

7 V 7 V ...... 7 V -55°C to 125°C .. 0°C to 70°C -65°C to 150°C

UNIT

mA -15 24 mA ns ns ns 70 °C

UNIT

٧

V

μА 20

μΑ -400 0.1 0.1 μА 20 mA -0.4 -225 mA

## TYPES SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER <sup>0</sup>	FROM , TO		TEST CONDITIONS	'LSE	46	'LS648	UNIT		
	(INPUT) (OUT	(OUTPUT)		MIN TY	P MAX	MIN TYP	MAX		
tPLH	Clock	Bus		1	5 25	15	25	ns	
tPHL	CIOCK	bus		2	3 35	. 24	40	ns	
tPLH	Bus	Bus		1	2 18	12	18	ns	
tPHL	Bus	bus		1	3 20	15	25	ns	
<sup>t</sup> PLH	Select, with			3	3 50	37	55	ns	
tPHL .	bus input high†		R <sub>L</sub> = 667 Ω,	1	4 25	24	40	ns	
tPLH .	Select, with	Bus	bus	C <sub>L</sub> = 45 pF, See Note 2	2	6 40	26	40	ns
tPHL	bus input low†			2	1 35	23	40	ns	
tPZH	Enable			3	3 55	30	50	ns	
tPZL	Enable	Bus		4	2 65	37	55	ns	
tPZH	Direction	bus		2	8 45	23	40	ns	
tPZL	Direction			3	9 60	30	45	ns	
<sup>t</sup> PHZ	Enable Β <sub>1</sub> = 667 Ω.	D 667.0	2	3 35	28	45	ns		
tPLZ	Chable	Bus	R <sub>L</sub> = 667 Ω,	2	2 35	22	35	ns	
<sup>t</sup> PHZ	Direction	bus	C <sub>L</sub> = 5 pF, See Note 2	2	0 30	24	35	ns	
tPLZ	Direction		See Note 2	1	9 30	19	30	ns	

 $t_{PLH} \equiv$  propagation delay time, low-to-high-level output  $t_{PHL} \equiv$  propagation delay time, high-to-low-level output  $t_{PZH} \equiv$  output enable time to high level  $t_{PZL} \equiv$  output enable time to low level  $t_{PHZ} \equiv$  output disable time from high level  $t_{PLZ} \equiv$  output disable time from low level

†These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown on page 3-11

